A new piezoresistive differential pressure sensor design for harsh wet environments is presented. The sensor design is based on a deposited membrane, which is deposited on top of polysilicon interconnects and piezoresistors. Flat membrane surfaces are thereby achieved. This enables thin film protective coating using sputtered films, which usually have poor step coverage. The concept is demonstrated using both epipoly silicon and sputtered amorphous silicon as membrane materials and tantalum oxide as coating material. Using polysilicon piezoresistors, a sensitivity of 11.3 mV/V bar was obtained. Exposure of the sensors with sputtered amorphous silicon membranes to aggressive media with pH 11 and 70°C for 20 hours did not change their performance.
INTRODUCTION
Measurement in aggressive wet media usually involves complicated encapsulation schemes. The cost of the encapsulation is typically much higher than the cost of the actual silicon chip. Exposure of the silicon chip directly to the aggressive media reduces the cost greatly, since packaging is reduced [l].
Sputtered amorphous tantalum oxide (a-TaO) has shown promise as coating material due to excellent chemical and mechanical properties [2] . The step coverage of the sputtered film is poor. It is difficult to coat patterns with steep sidewalls and sharp concave corners, such as polysilicon piezoresistors and interconnects [2] . The design presented here enables coatings on both sides of the membrane. The membrane is deposited on top of the interconnects and piezoresistors, thereby in principal smoothening the topography, see Figure 1 . 
FABRICATION
An LPCVD nitride with a thickness of 1100 8, was deposited on an <loo> Si double sided polished wafer. A TEOS oxide was then deposited and removed in BHF from the front-side.
The TEOS oxide acts as protection for the subsequent frontside removal of the nitride in phosphoric acid. 1000 A wet thermal oxide was then grown. 5500 8, LPCVD polysilicon was deposited and removed from the backside. The polysilicon was boron implanted at a low dose yielding the desired doping level of the piezoresistors (Figure 2 A ) . The resistors and interconnects were then defined by Reactive Ion Etch (RIE) and, using aluminum as mask material, the interconnects were boron implanted at a high dose. 1000 A thermal wet oxide was grown in order to dielectrically insulate the piezoresistors and interconnects (Figure  2 B ) . 9.3 pm sputtered amorphous silicon and 0.5 pm sputtered a-TaO were then deposited (Figure 2 C ) . In between, the wafers were annealed at 500°C for 10 min. The heat treatment reduces the residual stress, CTR, of the sputtered amorphous silicon from approximately -121 MPa to only -8 MPa, without influencing the film quality adversively.
Thick sputtered amorphous silicon is very sensitive for annealing in nitrogen at elevated temperatures. between 500°C and 600°C. Microscopic cracks, instead of pin-holes, were observed after annealing at temperatures of 600°C and higher. The peculiar behavior with regard to pinholes is unclear. Crystallization of amorphous silicon can however take place at annealing temperatures of 600°C [6] and the microscopic cracks are most-likely caused by very high tensile stress in the film. Using the a-TaO coating as mask, the sputtered silicon was etched away from the contact areas in a 28 wt% KOH solution at 80°C ( Figure ZD) . Small windows were etched in the oxide covering the interconnects using a 10 pm thick resist. 500 8, Ti and 5000 8, A1 were then deposited and patterned in phosphoric acid. The wafers were annealed again, this time at 400°C for 30 min. The annealing ensures good electrical contact between the metallization and the polysilicon interconnects and reduces (TR of the a-TaO from approximately -250 MPa to roughly 0 MPa [2] . The residual stress of the sputtered silicon is only marginally influenced by this heat treatment.
Finally, the membranes were defined by etching cavities from the backside in KOH (28 wt% solution at 80°C) using the oxide as etch-stop and nitride as mask ( Figure 2% ). The membrane seen from the backside is shown on Figure 5 . The polysilicon piezoresistors and interconnects are clearly visible through the oxide.
The process sequence for pressure sensors with epipoly silicon membranes is very similar. The difference is the removal of epipoly silicon from the backside of the substrate and t,hat annealing of the membranes is unnecessary. The residual stress, g~, is only -20 MPa at a deposition temperature of 900°C (Figure 6 ). The corresponding deposition rate is % 200 W/min, which is considerably lower than what is typically reported for epipoly silicon growth [7] . The low pressure and flow used in the UHV-CVD process impede the growth (the reactions takes place in the mass transport limited regime).
Due to high surface roughness of the epipoly silicon (Rp M 2700 A) and relatively poor step-coverage of a-TaO, the a-TaO coating could not withstand the front-side KOH etch of the contact areas. Polishing of the epipoly silicon is required for the protective coating and useful for UV exposure reasons [3] . Only sensors with single side a-TaO coating were realized so far.
SENSOR CHARACTER] ZATION
Sensors were mounted in titanium housings between O-rings. Sputtered silicon membrane sensors were exposed to aggressive media with pH 11 at 70°C for 20 hours. The output signals as a function of pressure at room temperature is shown in Figure 7 . The output signal did not change significantly after exposure. Sensor characteristics are listed in Table 1 . The nonlinearities of the sensors are high. This is primarily due to the low membrane thickness in relation to the pressure range, i.e. nonlinear deflection. A thickness increase of 50 % should lead to -0.1 % nonlinearity.
CONCLUSIONS
A new piezoresistive differential pressure sensor design based on a deposited membrane was demonstrated. Epipoly silicon and sputtered silicon were used as membrane materials and a-TaO was used as coating material. Thick sputtered amorphous silicon is highly sensitive towards anneal temperature and time. The residual stress of the as-deposited silicon was reduced considerably by a short heat treatment. This did not influence the film quality adversively. Heat treatment of epipoly silicon was unnecessary due to low residual stress. Polishing is however necessary. 
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The device performance was unchanged after exposure to aggressive media with pH 11 and 70°C for 20 hours.
